Note: This extension is currently under active development and has not reached its final release state. A VSCode extension for hierarchically viewing Verilog and SystemVerilog module structures.

This repository is meant for students and hobby-engineers who wish to practise and master Verilog HDL. It complements academic coursework or self-learning in hardware description languages, digital ...